Bruno de Carvalho Albertini

Orcid: 0000-0003-3738-6448

According to our database1, Bruno de Carvalho Albertini authored at least 14 papers between 2007 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Benchmarking the Security Protocol and Data Model (SPDM) for component authentication.
CoRR, 2023

2022
Securing hard drives with the Security Protocol and Data Model (SPDM).
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2022

2021
Simulating quantized inference on convolutional neural networks.
Comput. Electr. Eng., 2021

2018
<i>WS</i><sup>3</sup><i>N</i>: Wireless Secure SDN-Based Communication for Sensor Networks.
Secur. Commun. Networks, 2018

A class of safe and efficient binary Edwards curves.
J. Cryptogr. Eng., 2018

2017
Performance Evaluation of Cryptographic Algorithms over IoT Platforms and Operating Systems.
Secur. Commun. Networks, 2017

Automated Generation of HDL Implementations of Dadda and Wallace Tree Multipliers.
Proceedings of the VII Brazilian Symposium on Computing Systems Engineering, 2017

2015
Parallelism Level Analysis of Binary Field Multiplication on FPGAs.
Proceedings of the 2015 Brazilian Symposium on Computing Systems Engineering, 2015

2012
Computational reflection and its application to platform verification.
Des. Autom. Embed. Syst., 2012

2011
Abstractions level platforms.
PhD thesis, 2011

2009
A novel verification technique to uncover out-of-order DUV behaviors.
Proceedings of the 46th Design Automation Conference, 2009

2007
A Flexible Platform Framework for Rapid Transactional Memory Systems Prototyping and Evaluation.
Proceedings of the 18th IEEE International Workshop on Rapid System Prototyping (RSP 2007), 2007

A Methodology and Toolset to Enable SystemC and VHDL Co-simulation.
Proceedings of the 2007 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2007), 2007

A computational reflection mechanism to support platform debugging in SystemC.
Proceedings of the 5th International Conference on Hardware/Software Codesign and System Synthesis, 2007


  Loading...