A Synthesisable VHDL Model for an Easily Testable Generalised Multiplier. - Syed Mahfuzul Aziz; C. N. Basheer; Joarder Kamruzzaman (DELTA, 2002)