Design of Peripheral Circuits for the Implementation of Memory Array Using Data-Aware (DA) SRAM Cell in 65 nm CMOS Technology for Low Power Consumption. - Ajay Kumar Singh; Mohammad-Sadegh Saadatzi; C. Venkataseshaiah (J. Low Power Electron., 2016)