Design of Logic Level Pruning Approximate Arithmetic Circuits Using TIGFET. - Kattekola Naresh; Y. Padma Sai; Ch. Ganesh; Shubhankar Majumdar (Circuits Syst. Signal Process., 2026)