16- Layer PCB Channel Design with Minimum Crosstalk and Optimization of VIA and TDR Analysis. - A. Kavitha; Ch. Sekhararao Kaitepalli; J. N. Swaminathan; Shaik Ahemedali (J. Electron. Test., 2019)