Majority Logic Circuit Minimization Using Node Addition and Removal. - Chang-Cheng Ko; Chia-Chun Lin; Yung-Chih Chen; Chun-Yao Wang (IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022)