A 2.4-to-5.2fJ/conversion-step 10b 0.5-to-4MS/s SAR ADC with charge-average switching DAC in 90nm CMOS. - Chang-Yuan Liou; Chih-Cheng Hsieh (ISSCC, 2013)