A Two Stage Structure for High Order Multi-Bit Sigma-Delta ADC with Multiplier-less Digital Correction Logic. - Baher Haroun; Chao Hua Wu (ISCAS, 1994)