A Power and Performance Simulator for a Single-Chip Message-Passing Parallel Architecture. - Priyadarshini Ramachandran; Charles W. Lewis Jr.; James M. Baker Jr. (MSV/AMCS, 2004)