A 4kb 4T eDRAM with Balanced Retention Time Adjustment. - Sayan Kumar; Dennis Andrade-Miceli; Chawin Khongprasongsiri; Teerachot Siriburanon; Robert Bogdan Staszewski (ISCAS, 2025)