A 6T SRAM based reconfigurable in-memory XOR/XNOR and accumulation architecture. - Cheena Singhal; Sparsh Mittal (ISVLSI, 2025)