A Parallel Prefix Circuit with Minimum Layout Cost. - Yen-Chun Lin; Cheng-Hsien Chuang (PDPTA, 2002)