A CMOS Clock and Data Recovery Circuit with a Half-Rate Three-State Phase Detector. - Ching-Yuan Yang; Yu Lee; Cheng-Hsing Lee (IEICE Trans. Electron., 2006)