Dual-Plane Switch Architecture for Time-Triggered Ethernet. - Meng Dong; Zhiliang Qiu; Weitao Pan; Hongbin Zhang; Chenglei Kong; Hui Jin; Jianlei Yang 001 (ACM Great Lakes Symposium on VLSI, 2020)