Design of Area-Power-Delay Efficient Square Root Carry Select Adder. - Chetan Kamble; Siddharth R. K.; Shivnarayan Patidar; M. H. Vasantha; Nithin Y. B. Kumar (iSES, 2018)