A 0.6V 6.4fJ/conversion-step 10-bit 150MS/s subranging SAR ADC in 40nm CMOS. - Yao-Sheng Hu; Chi-Huai Shih; Hung-Yen Tai; Hung-Wei Chen; Hsin-Shu Chen (A-SSCC, 2014)