A Logic-Compatible 2T Gain-Cell eDRAM in 40-nm CMOS Process. - Chia-Yu Chu; Ping-Hsuan Hsieh; Chung-Yi Wang (NewCAS, 2025)