A 5-GHz fractional-N phase-locked loop with spur reduction technique in 0.13-μm CMOS. - Wei-Hao Chiu; Chien-Yuan Cheng; Tsung-Hsien Lin (ISCAS, 2010)