An On-Chip Jitter Measurement Circuit for the PLL. - Chin-Cheng Tsai; Chung-Len Lee (Asian Test Symposium, 2003)