On Delay Fault Testing in Logic Circuits. - Chin Jen Lin; Sudhakar M. Reddy (IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1987)