An Efficient Timing Model for CMOS Combinational Logic Gates. - Chung-Yu Wu; Jen-Sheng Hwang; Chin Chang; Ching-Chu Chang (IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1985)