Current Mirrors with Tapered Stacked-Gates for Area Saving or Noise Improvement in 3nm FinFET Process. - Chu-En Hsia; Chin-Ho Chang; Yung-Shun Chen; Po-Yu Lai; Ching Lin Jen; Yung-Chow Peng; Shenggao Li (VLSI Technology and Circuits, 2024)