A 400 MHz 0.934ps rms jitter multiplying delay lock loop in 90-nm CMOS process. - Chiou-Bang Chen; Horng-Yuan Shih (ICECS, 2010)