A Novel Design of Area Efficient Full Adder Architecture Using Reversible Logic Gates. - Chokkakula Ganesh; Aruru Sai Kumar; P. Santhosh; Anreddy Ramya; Chennoji Shiva Kumar; Ponugoti Thivani (ICDCS, 2024)