A 6.6pJ/bit/iter radix-16 modified log-MAP decoder using two-stage ACS architecture. - Kai-Ting Shr; Yu-Cheng Chang; Chu-Yi Lin; Yuan-Hao Huang (A-SSCC, 2011)