Designing Testable Synchronous Logic. - Chung Ho Chen (ITC, 1981)

A statistical model for fault coverage analysis. - Chung Ho Chen; N. L. Soong (VTS, 1991)