Mixed-Level Design Methodology With SystemVerilog Behavior Models for Digitally Controlled Power Converter ICs. - Wei-Ting Yeh; Chung-Lun Chang; Shang-Chih Yin; Chien-Hung Tsai (GCCE, 2023)