A high performance 0.35-μm 3.3-V BiCMOS technology optimized for product porting from a 0.6-μm 3.3-V BiCMOS technology. - Jashojiban Banik; Keng L. Wong; George L. Geannopoulos; Chung Y. Joseph Yip (IEEE J. Solid State Circuits, 1996)