FPGA-Based Subset Sum Delay Lines. - Chung-Yun Wang; Yu-Yi Chen; Jiun-Lang Huang; Xuan-Lun Huang (ATS, 2014)