Chunyan Wang

Orcid: 0000-0002-4594-8378

Affiliations:
  • Concordia University, Department of Electrical and Computer Engineering, Montreal, Canada


According to our database1, Chunyan Wang authored at least 54 papers between 1999 and 2022.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2022
Pedestrian Detection Using MB-CSP Model and Boosted Identity Aware Non-Maximum Suppression.
IEEE Trans. Intell. Transp. Syst., 2022

SdcNet for object recognition.
Comput. Vis. Image Underst., 2022

A computation-efficient CNN system for high-quality brain tumor segmentation.
Biomed. Signal Process. Control., 2022

2021
An Efficient Convolutional Neural Network for Fingerprint Pore Detection.
IEEE Trans. Biom. Behav. Identity Sci., 2021

2020
Image Segmentation and Adaptive Contrast Enhancement for Haze Removal.
Proceedings of the 63rd IEEE International Midwest Symposium on Circuits and Systems, 2020

2018
Adaptive Image Self-Recovery Based on Feature Extraction in the DCT Domain.
IEEE Access, 2018

SdcNet: A Computation-Efficient CNN for Object Recognition.
Proceedings of the 23rd IEEE International Conference on Digital Signal Processing, 2018

Foreground Segmentation in Video Sequences with a Dynamic Background.
Proceedings of the 11th International Congress on Image and Signal Processing, 2018

2016
A simple image-adaptive watermarking algorithm with blind extraction.
Proceedings of the International Conference on Systems, Signals and Image Processing, 2016

2014
Design of adaptive voltage amplifiers with an input-DC-level-dependent gain.
Proceedings of the IEEE 5th Latin American Symposium on Circuits and Systems, 2014

Pixel classification algorithms for noise removal and signal preservation in low-pass filtering for contrast enhancement.
Proceedings of the 19th International Conference on Digital Signal Processing, 2014

2013
An efficient method of cast shadow removal using multiple features.
Signal Image Video Process., 2013

Piecewise Nonlinear Approach to the Implementation of Nonlinear Current Transfer Functions.
Circuits Syst. Signal Process., 2013

Low-pass filtering aiming at noise generated in a contrast enhancement.
Proceedings of the IEEE 56th International Midwest Symposium on Circuits and Systems, 2013

2012
An Edge-Adapting Laplacian Kernel For Nonlinear Diffusion Filters.
IEEE Trans. Image Process., 2012

A Pipeline VLSI Architecture for Fast Computation of the 2-D Discrete Wavelet Transform.
IEEE Trans. Circuits Syst. I Regul. Pap., 2012

LCMOS: Light-powered standard CMOS circuits.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012

2011
Edge detection using histogram equalization and multi-filtering process.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011

2010
A Pipeline VLSI Architecture for High-Speed Computation of the 1-D Discrete Wavelet Transform.
IEEE Trans. Circuits Syst. I Regul. Pap., 2010

Wide-Dynamic-Range and High-Sensitivity Current-to-Voltage Converters.
Circuits Syst. Signal Process., 2010

2009
Space-variant motion detection for active visual target tracking.
Robotics Auton. Syst., 2009

2008
Device-mismatch-insensitive current divider.
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008

2007
CMOS Current-controlled Oscillators.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

A VLSI Architecture for a Fast Computation of the 2-D Discrete Wavelet Transform.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

A Method to Reduce the Effect of the Switching Noise in Analog-Mixed Circuits.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

An Adaptive Sleep Transistor Biasing Scheme for Low Leakage SRAM.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

2006
Implementation of space-efficient voltage-insensitive capacitances in integrated circuits.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

FPGA Architecture for Real-Time Video Noise Estimation.
Proceedings of the International Conference on Image Processing, 2006

A Space-Variant Sensor Structure for Complex Target Detection and Tracking.
Proceedings of the 2006 IEEE International Conference on Acoustics Speech and Signal Processing, 2006

2005
FPGA design and implementation of a low-power systolic array-based adaptive Viterbi decoder.
IEEE Trans. Circuits Syst. I Regul. Pap., 2005

An architecture for a VLSI sensory-motor system for obstacle avoidance.
Robotics Auton. Syst., 2005

A VLSI architecture for a high-speed computation of the 1D discrete wavelet transform.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

An approach to an efficient reduction of the switching noise in switched-current circuits.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

A high-throughput DLMS adaptive algorithm.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

A spatial variance approach to target tracking with sensor arrays.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

2004
Design of a pixel array circuit for thinning process.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

A minimization of the charge injection in switched-current circuits.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

An efficient buffer-based architecture for on-line computation of 1-D discrete wavelet transform.
Proceedings of the 2004 IEEE International Conference on Acoustics, 2004

A thinning process for an implementation in a pixel array circuit.
Proceedings of the 2004 IEEE International Conference on Acoustics, 2004

2003
A CMOS current-controlled oscillator and its applications.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003

An approach for improving the speed of content addressable memories.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003

A low-power systolic array-based adaptive Viterbi decoder and its FPGA implementation.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003

2002
An FPGA implementation of an on-line radix-4 CORDIC 2-D IDCT core.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002

An adaptive Viterbi algorithm based on strongly connected trellis decoding.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002

An architecture for a VLSI sensory-motor system for autonomous robots.
Proceedings of the IEEE/RSJ International Conference on Intelligent Robots and Systems, Lausanne, Switzerland, September 30, 2002

Yield Modeling of a WSI Telecom Router Architecture.
Proceedings of the 17th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2002), 2002

2001
Design and implementation of a switched-current memory cell for low-power and weak-current operations.
IEEE J. Solid State Circuits, 2001

An on-line CORDIC based 2-D IDCT implementation using distributed arithmetic.
Proceedings of the Sixth International Symposium on Signal Processing and its Applications, 2001

Low power current comparator cell for weak current operations.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001

2000
An adaptive optical sensor.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000

Current mirror compensation for transistor mismatch.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000

Variable resolution CMOS current mode active pixel sensor.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000

An 8 Kb/s low-delay CELP speech coder.
Proceedings of the 2000 7th IEEE International Conference on Electronics, 2000

1999
Design of a transistor-mismatch-insensitive switched-current memory cell.
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999


  Loading...