A real-time hardware scheduler embedded in a processor core. - Claudia Mathis; Reinhold Weiss (CATA, 1999)

A new approach to model communication for mapping and scheduling DSP-applications. - Claudia Mathis; Bernhard Rinner; Martin Schmid; Reinhard Schneider; Reinhold Weiss (ICASSP, 2000)