Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes. - Michele Caon; Clément Choné; Pasquale Davide Schiavone; Alexandre Levisse; Guido Masera; Maurizio Martina; David Atienza (CoRR, 2024)