Design of a SystemVerilog-Based Sigma-Delta ADC Real Number Model. - Constantina Tsechelidou; Nikolaos Georgoulopoulos; Alkiviadis A. Hatzopoulos (DSD, 2019)