A 45nm dual-port SRAM with write and read capability enhancement at low voltage. - D. P. Wang; Hung-Jen Liao; Hiroyuki Yamauchi; Y. H. Chen; Y. L. Lin; S. H. Lin; D. C. Liu; Huan-Cheng Chang; W. Hwang (SoCC, 2007)