A 2 Gb/s balanced AES crypto-chip implementation. - Frank K. Gürkaynak; Andreas Burg 001; Norbert Felber; Wolfgang Fichtner; D. Gasser; Franco Hug; Hubert Kaeslin (ACM Great Lakes Symposium on VLSI, 2004)