A high current drive CMOS output stage with a tunable quiescent current limiting circuit. - Paolo Bruschi; D. Navarrini; Massimo Piotto (IEEE J. Solid State Circuits, 2003)