Producing a Bidirectional ATPG Compliant Verilog-HDL Memory Model of SRAM. - D. Ronga; Xhesila Xhafa; Eric Faehn; Patrick Girard 001; Thibault Vayssade; Arnaud Virazel (DTTIS, 2024)