Easing the verification bottleneck using high level synthesis. - D. Varma; D. Mackay; P. Thiruchelvam (VTS, 2010)