Level-2 cache for high performance /390 μ-processors. - H. Barsuhn; W. Lochlein; D. Wendel; U. Wille; P. Coppens (Microprocess. Microprogramming, 1992)