High performance two-stage charge-pump for spur reduction in CMOS PLL. - Jung-Woong Park; Nam-Soo Kim; Hye-Im Jeong; Da-Sol Won; Ho-Yong Choi (SSD, 2014)