On-chip SRAM macro with 0.45μW/Mbit-leakage data retention using simultaneous control of source-line and body-line biasing. - Hyejin Jo; Jaesung Lee; Dai Yun; Jihwan Mun; Kyeong-Sik Min (Integr., 2026)