An 8 Mb SRAM in 45 nm SOI Featuring a Two-Stage Sensing Scheme and Dynamic Power Management. - Vinod Ramadurai; Harold Pilo; John Andersen; Geordie Braceras; John A. Gabric; Daniel Geise; Steve Lamphier; Yue Tan (IEEE J. Solid State Circuits, 2009)