A heuristic chip-level test generation algorithm. - Daniel S. Barclay; James R. Armstrong (DAC, 1986)