Parallel architecture of an all digital timing recovery scheme for high speed receivers. - Daniel Schmidt 005; Berthold Lankl (CSNDSP, 2010)