Generation of Synthesizable Verilog Code From Natural Language Specifications. - Daniil S. Yashchenko; Aleksandr Yu. Romanov; Artur A. Ziazetdinov; Dmitry V. Telpukhov; Roman A. Solovyev (IEEE Access, 2026)