Low-Latency FPGA Design and Implementation of Hermitian Matrix Inversion Based on Partitioned Systolic Array for Massive MIMO. - Ke Han; Daokun Li (ICTA, 2022)