A Parallel Prefix Modulo-(2q + 2q-1 + 1) Adder via Diminished-1 Representation of Residues. - Ghassem Jaberipur; Dariush Badri; Jeong-A Lee (IEEE Trans. Circuits Syst. II Express Briefs, 2023)