High speed DDR2/3 PHY and dual CPU core design for 28nm SoC. - Kevin Ho; Tsung-Yi Chou; Po-Kai Chen; David J. Liou (VLSI-DAT, 2012)