A 30-MHz hybrid analog/digital clock recovery circuit in 2- mu m CMOS. - Beomsup Kim; David N. Helman; Paul R. Gray (IEEE J. Solid State Circuits, 1990)