A compact layout technique to minimize high frequency switching effects in high speed circuits. - Juan A. Montiel-Nelson; De de Armas; Roberto Sarmiento; Antonio Núñez; Saeid Nooshabadi (ISCAS (4), 2001)